Designed a 4-bit counter using a J-K flip-flop that has a clocked input with reset. Performed simulations of various output parameters like rise time and fall time. The design is done using cadence ...

This design demonstrates how you can use token passing to fit large, loadable counters within a CPLD's available number of logic-block inputs. Registering these tokens allows the resulting design to ...