EDN

Global approach to timing margins and constraint definition for SoC design, Part 2

Margins related to OCV have to be added to the above-described inducing jitter phenomena. It is important to remember that the first phenomena—margins related to OCV– are always impacting both hold ...
EDN

‘Best practices’ improve hierarchical design constraints

One of the key factors in the design and development of submicron chip designs is the setting of good physical and timing constraints, no matter what type of design methodology you use. Constraints ...
Electronic Design

Using Timing Constraints For Generating At-Speed Test Patterns

Handling timing exception paths in ATPG tools while creating at-speed patterns has always been a tough and tricky task. It is well understood that at-speed testing is a requirement for modern ...
Design-Reuse

Verification and Generation of Constraints

As today’s designs become more complex, so too do their constraints. Design functionality typically gets a lot of attention – through code review, functional verification, etc. However, the ...
Semiconductor Engineering

Experts At The Table: Timing Constraints

Low-Power Engineering sat down to discuss timing constraints with ARM Fellow David Flynn; Robert Hoogenstryd, director of marketing for design analysis and signoff at Synopsys; Michael Carrell, ...
Design-Reuse

Timing Constraints Generation Technology

As design complexity has scaled upward, the need to provide accurate physical constraints like timing, area, power and port locations have become increasingly important. Of these, Timing Constraints ...
Dataquest

Siemens to bring advanced timing constraint capabilities to EDA design flow with Excellicon acquisition

This will bring Excellicon’s best-in-class software for the development, verification, and management of timing constraints to Siemens’ EDA portfolio of software for IC design. The planned acquisition ...
Business Wire

Timing Closure Experts Launch New Company, Announce Proven Timing Constraints Platform

SAN FRANCISCO--(BUSINESS WIRE)--DESIGN AUTOMATION CONFERENCE--A new electronic design automation (EDA) company and a groundbreaking new product were launched at DAC 2012 today. Ausdia delivers a ...
KSL

IDT's Multi-output, Low-power Timing Solution Features Less Than 0.7ps Phase Jitter and Superior Design Flexibility, Ideal for Cost-sensitive, Low-power Consumer and Low-jitter ...

This archived news story is available only for your personal, non-commercial use. Information in the story may be outdated or superseded by additional information. Reading or replaying the story in ...